

Original Research

Received 15 Feb 2026

Revised 12 Mar 2026

Accepted 17 May 2026

International Revista of
Computer, Civil, Electronics,
Electrical, Mechanical
Engineering 2026;
Vol. 1 No. 1: 63–73

FinFET Technology and the Future of Semiconductor Devices

Dr. Daniel Robert Wilson¹, Dr. Emily Sophia Carter²

¹Associate Professor, Department of Electrical and Computer Engineering,
Northbridge Institute of Technology, Toronto, Canada

²Senior Lecturer, School of Electronics and Computer Engineering,
Westland Technical University, London, United Kingdom

ABSTRACT: The continuous miniaturization of metal–oxide–semiconductor field-effect transistors (MOSFETs) has been the primary driver of growth in the semiconductor industry. However, conventional planar transistors encounter serious physical limitations when their dimensions are reduced, including short-channel effects, leakage current, process variation and excessive power consumption. Fin field-effect transistor (FinFET) technology was introduced to address these limitations by replacing the planar channel with a thin vertical silicon fin surrounded by the gate on multiple sides. This three-dimensional structure gives the gate greater electrostatic control over the channel, reduces leakage and improves performance at lower operating voltages. FinFETs became the dominant transistor architecture for advanced integrated circuits and enabled the continuation of semiconductor scaling across several technology generations. They are extensively employed in processors, graphics chips, artificial-intelligence accelerators, mobile devices, automotive electronics and high-performance computing systems. Nevertheless, continued dimensional scaling introduces challenges involving fin geometry, parasitic resistance, self-heating, manufacturing variability and increasing fabrication cost. Consequently, the semiconductor industry is beginning to transition from FinFETs to gate-all-around nanosheet transistors, complementary FET structures and vertically stacked devices. This article examines the structure, operation, advantages, applications and limitations of FinFET technology and evaluates its position in the future development of semiconductor devices.

KEYWORDS:

FinFET, semiconductor scaling, multi-gate transistor, CMOS technology, short-channel effects, leakage current, gate-all-around transistor, nanosheet FET, integrated circuits, Moore's law.

1. Introduction

Modern digital society depends on semiconductor devices. Smartphones, data centers, automobiles, medical equipment, communication networks and artificial-intelligence systems all contain integrated circuits constructed from billions of microscopic transistors. For several decades, semiconductor development followed the principle commonly associated with Moore's law: the number of transistors that can be economically integrated on a chip tends to increase over time.

Traditional integrated circuits were manufactured using planar MOSFETs. In a planar transistor, the channel through which current flows is formed along the surface of a silicon substrate, while the gate electrode controls the channel from above. Reducing transistor dimensions made circuits faster, less expensive and more densely integrated. However, as planar MOSFETs approached nanometer-scale dimensions, the gate became less effective at controlling the channel.

This loss of electrostatic control produced short-channel effects, increased off-state leakage and made it difficult to reduce supply voltage without sacrificing performance. Gate-oxide tunnelling, drain-induced barrier lowering and process variability created additional challenges. These problems contributed to rising static power consumption and threatened the continuation of conventional transistor scaling.

FinFET technology emerged as an effective response. Instead of forming the transistor channel on a flat surface, a FinFET uses a narrow vertical silicon body known as a fin. The gate is formed around two or three sides of the fin. Because the gate interacts with a larger portion of the channel, it provides stronger control over the formation and movement of charge carriers.

FinFETs therefore offer lower leakage, improved switching characteristics and better performance at reduced operating voltages than comparable planar transistors. They became an important bridge between traditional planar CMOS and emerging gate-all-around device architectures.

2. Objectives of the Study

The principal objectives of this article are:

- 1 To explain the structure and operating principles of FinFET devices.
- 2 To examine the reasons for the transition from planar MOSFETs to FinFETs.
- 3 To identify the main technical advantages of FinFET technology.
- 4 To discuss its applications in modern semiconductor products.
- 5 To evaluate the fabrication, reliability and design challenges associated with FinFETs.
- 6 To compare FinFETs with emerging gate-all-around transistor architectures.
- 7 To assess the future role of FinFET technology in semiconductor development.

3. Research Methodology

This article follows a descriptive and analytical research approach. It is based on secondary information collected from peer-reviewed journal articles, conference proceedings, semiconductor-device textbooks and technical publications from professional organizations and semiconductor manufacturers.

The literature was analyzed according to four themes:

- evolution of multi-gate transistor technology;
- electrical characteristics of FinFET devices;
- commercial and industrial applications;
- technological limitations and future device architectures.

Because the study is conceptual, it does not present newly fabricated devices or original experimental measurements. Instead, it synthesizes established findings to explain the significance and future direction of FinFET technology.

4. Evolution from Planar MOSFETs to FinFETs

4.1 Planar MOSFET scaling

In a planar MOSFET, the gate controls a horizontal channel located between the source and drain regions. When an appropriate voltage is applied to the gate, an inversion layer is created and current flows through the channel.

Scaling reduces the gate length and allows more transistors to be placed in a given chip area. Ideally, the dimensions and operating voltage should be reduced simultaneously. In practice, the supply voltage could not be scaled at the same rate as device dimensions because of threshold-voltage and noise-margin requirements.

As gate lengths became extremely small, the drain electric field began to influence the channel region. The transistor could no longer be controlled exclusively by the gate.

4.2 Limitations of planar devices

The major limitations of aggressively scaled planar MOSFETs include:

- short-channel effects;
- drain-induced barrier lowering;
- increased subthreshold leakage;
- threshold-voltage variation;

- gate-oxide tunnelling;
- rising standby power;
- reduced control of the channel;
- increased sensitivity to manufacturing variations.

Lowering the threshold voltage improves transistor switching speed but exponentially increases subthreshold leakage. This relationship made it difficult to achieve high performance and low standby power simultaneously.

4.3 Development of multi-gate transistors

Researchers recognized that electrostatic control could be improved by controlling the channel from more than one side. Double-gate and multi-gate transistor concepts were therefore developed.

The depleted lean-channel transistor demonstrated by Hisamoto and colleagues was an important early step toward the modern FinFET. Later work showed that a thin-body silicon-on-insulator device with a vertical fin could provide strong immunity to short-channel effects. The term “FinFET” became associated with this self-aligned, double-gate transistor design.

Commercial adoption transformed FinFETs from an experimental architecture into a central element of advanced semiconductor manufacturing. Intel introduced its tri-gate implementation at the 22-nanometer technology generation, while major foundries subsequently adopted FinFET-based processes for advanced logic manufacturing.

5. Structure of a FinFET

A FinFET contains the same basic terminals as a conventional MOSFET:

- source;
- drain;
- gate;
- body or substrate.

Its physical arrangement, however, is substantially different. The channel consists of a narrow silicon fin extending vertically from the substrate. The gate crosses the fin and covers its sidewalls and, in a tri-gate implementation, its top surface.

5.1 Fin structure

The fin serves as the transistor body and channel. Its height, width and spacing are important parameters:

- **Fin width** affects electrostatic control and threshold voltage.
- **Fin height** influences the effective channel width and drive current.
- **Fin pitch** affects transistor density and routing space.
- **Number of fins** determines the current-driving strength of a device.

A narrow fin permits the gate electric field to penetrate effectively through the channel. This improves control but also increases sensitivity to dimensional variations.

5.2 Effective channel width

For a tri-gate FinFET, the approximate effective channel width is expressed as:

$$W_{\text{eff}} \approx 2H_{\text{fin}} + W_{\text{fin}}$$

where:

- H_{fin} is the height of the fin;

- W_{fin} is the width of the fin.

In many devices, the contribution from the two fin sidewalls dominates the effective width. Taller fins can therefore increase drive current without requiring a proportionate increase in the transistor footprint.

5.3 Multiple-fin devices

When greater current is required, multiple fins can be connected to the same gate. The transistor width consequently becomes quantized rather than continuously adjustable. A circuit designer generally selects one, two, three or more fins depending on the required drive strength.

This quantization affects standard-cell design, transistor sizing and analog circuit optimization.

6. Operating Principle

The operating principle of a FinFET resembles that of a conventional MOSFET. A voltage applied to the gate changes the electrostatic potential within the fin. When the gate voltage exceeds the threshold voltage, a conducting channel is formed between the source and drain.

The principal difference is the degree of gate control. In a planar device, the gate controls the channel mainly from one surface. In a FinFET, the gate controls the channel from multiple surfaces. This arrangement reduces the influence of the drain on the source-side energy barrier.

The drain current in the strong-inversion region may be represented approximately by conventional MOSFET relationships, although accurate FinFET modeling must consider three-dimensional geometry, quantum confinement, mobility degradation, velocity saturation and parasitic resistance.

The switching performance of a transistor is commonly evaluated through the ratio between its on-state and off-state currents:

$$\text{Switching ratio} = \frac{I_{ON}}{I_{OFF}}$$

FinFETs generally provide a favorable switching ratio because their structure permits relatively high on-state current while suppressing off-state leakage.

7. Major Advantages of FinFET Technology

7.1 Improved electrostatic control

The most important FinFET advantage is stronger control of the channel. Because the gate covers multiple sides of the fin, it can control the channel potential more effectively than a single-gate planar structure.

7.2 Reduced short-channel effects

Improved electrostatics suppress drain-induced barrier lowering and threshold-voltage roll-off. FinFETs can therefore operate at smaller dimensions while maintaining acceptable switching behavior.

7.3 Lower leakage current

FinFETs reduce subthreshold leakage when the transistor is turned off. Lower leakage is particularly valuable in smartphones, wearable devices and battery-powered systems that spend considerable time in standby modes.

7.4 Lower operating voltage

Better channel control allows FinFET circuits to operate at comparatively low supply voltages. Since dynamic power is approximately proportional to the square of supply voltage,

$$P_{\text{dynamic}} = \alpha CV^2f$$

where α is the switching activity, C is capacitance, V is supply voltage and f is operating frequency, even a moderate voltage reduction can produce a significant decrease in dynamic power.

7.5 Higher drive current

The vertical fin creates a larger effective channel width within a limited planar area. Multiple fins can also be used where additional current is required. These characteristics improve transistor speed and circuit performance.

7.6 Reduced dependence on channel doping

FinFET channels can operate with relatively low doping concentrations. Reduced channel doping lowers random dopant fluctuation, which was an important source of threshold-voltage variability in planar MOSFETs.

7.7 Suitability for dense integration

FinFET technology enabled dense logic integration at advanced process generations. It supported increasingly complex systems-on-chip containing processors, memories, graphics functions, communication interfaces and specialized accelerators.

8. Comparison of Planar MOSFETs, FinFETs and GAAFETs

Feature	Planar MOSFET	FinFET	Gate-All-Around FET
Channel structure	Horizontal surface channel	Vertical fin	Nanowire or nanosheet
Gate coverage	Mainly one side	Two or three sides	Entire channel perimeter
Electrostatic control	Moderate at small dimensions	Strong	Very strong
Short-channel immunity	Limited	Improved	Superior
Width adjustment	Nearly continuous	Quantized by number of fins	Adjustable through sheet width and stacking
Fabrication complexity	Relatively low	High	Very high
Main technological position	Mature and legacy nodes	Advanced and established nodes	Leading-edge scaling
Scaling potential	Limited	Significant but approaching limits	Greater long-term potential

FinFET technology represents a major improvement over planar devices, but the gate still does not completely surround the channel. Gate-all-around devices extend the multi-gate concept by enclosing the channel on every side.

9. Applications of FinFET Technology

9.1 Microprocessors

Modern central processing units require billions of fast, energy-efficient transistors. FinFETs allow processors to achieve high computational performance while limiting leakage and power consumption.

9.2 Mobile systems

Mobile processors must balance performance with battery life and thermal constraints. FinFET processes support high-performance processor cores, graphics units, image processors and communication circuits within mobile systems-on-chip.

9.3 Artificial-intelligence accelerators

Artificial-intelligence workloads involve large numbers of parallel arithmetic operations. FinFET-based accelerators provide the transistor density and energy efficiency required for matrix multiplication, neural-network inference and machine-learning training.

9.4 Graphics processing units

Graphics processing units contain highly parallel computational structures and require high memory bandwidth. FinFET technology improves performance per watt, an important consideration for gaming, visualization, scientific computing and AI.

9.5 Data centers and cloud computing

Energy consumption is a major operational cost for data centers. FinFET-based processors, network devices and accelerators reduce energy demand for a given computing workload.

9.6 Automotive electronics

Advanced driver-assistance systems, infotainment platforms and autonomous-driving functions require powerful semiconductor devices. FinFET circuits are used where high computational capability must be combined with energy efficiency, although automotive qualification introduces demanding reliability requirements.

9.7 Radio-frequency and communication systems

FinFETs can be employed in mixed-signal and radio-frequency circuits, including components for high-speed communication systems. Their high transconductance and switching performance are advantageous, although parasitic capacitances and device layout require careful management.

10. Design Considerations

10.1 Quantized transistor width

Unlike planar MOSFETs, FinFET transistor strength is commonly adjusted by changing the number of fins. Designers cannot always select an arbitrary width. This limitation influences logic-cell optimization and analog matching.

10.2 Parasitic capacitance

The three-dimensional device geometry introduces capacitances between the gate, source, drain and surrounding structures. Interconnect capacitance also becomes increasingly important at advanced process generations.

10.3 Contact resistance

As transistor dimensions shrink, contact and source–drain resistance consume a growing portion of the overall resistance. Improvements in channel mobility alone may therefore provide diminishing circuit-level benefits.

10.4 Compact modeling

Circuit simulators require accurate mathematical models of transistor behavior. FinFET models must represent three-dimensional electrostatics, short-channel behavior, self-heating, variation, capacitance and temperature dependence. Models such as BSIM-CMG were developed for common multi-gate devices.

10.5 Standard-cell design

The number and height of fins affect the architecture of logic cells. Cell libraries must be redesigned for each process, taking account of fin pitch, gate pitch, interconnection rules and power-delivery requirements.

11. Manufacturing Challenges

11.1 Fin patterning

Fins must be fabricated with tightly controlled width, height and spacing. Small deviations can alter threshold voltage and drive current. Advanced lithography and multiple-patterning techniques are often required.

11.2 Line-edge roughness

Irregularities along the fin edge can create local width fluctuations. Since fins are extremely narrow, small dimensional deviations can produce meaningful electrical variation.

11.3 Gate formation

The gate dielectric and metal-gate materials must conform uniformly to the three-dimensional fin structure. Atomic-layer deposition is particularly valuable because it can produce thin, conformal films on complex surfaces.

11.4 Source and drain engineering

Raised or epitaxially grown source–drain regions are often used to reduce resistance and introduce strain. Manufacturing these structures while controlling defects, dimensions and composition is technically demanding.

11.5 Process variability

Fin height, fin width, gate length, work-function variation and contact resistance contribute to device variability. Variation reduces circuit yield and makes low-voltage operation more difficult.

11.6 Fabrication cost

Advanced FinFET processes require complex lithography, deposition, etching, metrology and process-control systems. The cost of developing and manufacturing leading-edge chips has consequently increased significantly.

12. Reliability and Thermal Challenges

12.1 Self-heating

The narrow three-dimensional body of a FinFET may have limited heat-dissipation paths. Heat produced in the channel can increase local temperature, reduce carrier mobility and accelerate aging.

Self-heating is particularly significant in silicon-on-insulator implementations because the buried oxide acts as a thermal barrier.

12.2 Bias-temperature instability

Long-term gate bias can create or activate defects at dielectric interfaces. These defects gradually shift the threshold voltage and reduce circuit performance. FinFET geometry and material interfaces make reliability modeling essential.

12.3 Hot-carrier degradation

High electric fields can accelerate carriers and generate interface or oxide defects. Although FinFET electrostatics differ from planar devices, hot-carrier effects remain relevant to long-term reliability.

12.4 Electromigration and interconnect limitations

Transistor scaling must be accompanied by smaller interconnections. Increasing current density can cause metal atoms to move, eventually producing open circuits or short circuits. At advanced nodes, system performance is increasingly limited by interconnect resistance and capacitance rather than transistor switching alone.

13. FinFET Technology and Semiconductor Sustainability

FinFETs contribute to sustainability by reducing the energy required for computation. More efficient processors can decrease electricity consumption in mobile devices, data centers and communication infrastructure.

However, greater device complexity also produces environmental concerns. Advanced fabrication facilities consume substantial quantities of electricity, water, process gases and chemicals. Multiple patterning and complex process flows increase the number of manufacturing steps.

Consequently, the sustainability of semiconductor technology cannot be evaluated only through transistor operating power. A complete evaluation should include:

- energy consumed during fabrication;
- greenhouse-gas emissions;
- water consumption;
- chemical management;
- production yield;
- product lifetime;
- electronic-waste recovery;
- energy saved during device use.

FinFETs can reduce operational energy, but sustainable manufacturing and circular material management remain necessary.

14. FinFET Limitations at Future Technology Generations

Although FinFETs extended transistor scaling, they face increasing limitations as fin dimensions are reduced.

First, fins cannot be made arbitrarily thin without increasing resistance and variability. Second, fin height cannot be increased indefinitely because tall, narrow fins become difficult to manufacture and mechanically control. Third, the fixed fin geometry limits circuit designers' ability to adjust device width.

In addition, gate control becomes more difficult as gate length decreases. Quantum confinement changes carrier behavior, while tunnelling and source–drain coupling become more important. Contact resistance and interconnection delay may offset gains obtained by shrinking the transistor.

These limitations explain the movement toward architectures in which the gate completely surrounds the channel.

15. Transition to Gate-All-Around Devices

15.1 Gate-all-around nanowire FETs

A nanowire GAAFET uses one or more narrow semiconductor wires surrounded by the gate. Complete gate coverage provides excellent electrostatic control. However, very small nanowires may have limited current-carrying capacity.

15.2 Nanosheet transistors

Nanosheet FETs use stacked horizontal sheets rather than narrow wires. The gate surrounds every sheet, while the sheet width can be adjusted to control drive current. This flexibility addresses the width-quantization problem of FinFETs.

15.3 Relationship with FinFET technology

GAAFETs are evolutionary rather than completely unrelated devices. They retain many materials, manufacturing concepts and circuit-design principles developed for FinFET processes. FinFETs therefore provide an important technological foundation for the gate-all-around era.

15.4 Forksheet devices

Forksheet transistors introduce an insulating separation between neighboring n-type and p-type devices. This structure may allow them to be positioned closer together, potentially improving logic density.

15.5 Complementary FETs

Complementary FET or CFET technology places n-type and p-type transistors above one another. Vertical stacking could reduce the footprint of CMOS logic cells. However, CFET fabrication requires extremely complex alignment, thermal management and interconnection processes.

16. Future Directions in Semiconductor Devices

16.1 Continued use of FinFETs

FinFETs will not disappear immediately when newer architectures enter leading-edge production. Semiconductor technologies remain commercially active for many years, particularly in automotive, industrial, communication and cost-sensitive applications.

FinFET processes already have mature design libraries, verified manufacturing flows and established supply chains. They are therefore likely to remain important where reliability, cost and manufacturing stability are more valuable than maximum transistor density.

16.2 Gate-all-around scaling

Nanosheet GAAFETs are positioned to become the principal successor to FinFETs in leading-edge logic. Their improved gate control and flexible channel dimensions support continued voltage and density scaling.

16.3 New channel materials

Silicon may eventually be supplemented by materials offering higher carrier mobility or improved scaling characteristics. Candidate materials include:

- silicon–germanium;
- germanium;
- III–V compound semiconductors;
- two-dimensional materials such as molybdenum disulfide;
- carbon nanotubes.

Integrating these materials with high-volume silicon manufacturing remains a major challenge.

16.4 Backside power delivery

Traditional chips route signal and power connections through the front side of the wafer. Backside power-delivery networks move some power connections to the rear surface. This approach can reduce routing congestion and voltage loss while leaving more front-side space for signal wiring.

16.5 Three-dimensional integration

Future performance improvement will increasingly depend on stacking chips, transistor layers or functional components. Technologies such as chiplets, hybrid bonding and monolithic three-dimensional integration can increase system density without depending entirely on transistor shrinkage.

16.6 Application-specific semiconductor design

The future semiconductor industry is likely to combine advanced transistor technology with specialized architectures. AI accelerators, automotive processors, edge-computing devices and communication chips can be optimized for particular workloads rather than relying exclusively on general-purpose scaling.

17. Principal Findings

The literature analysis produces the following findings:

- 1 FinFET technology successfully addressed many of the electrostatic limitations of planar MOSFETs.
- 2 Multi-sided gate control significantly reduces short-channel effects and off-state leakage.
- 3 FinFETs support high performance at comparatively low operating voltages.
- 4 Their three-dimensional structure creates substantial manufacturing and modeling complexity.
- 5 Fin width, height and number introduce new restrictions into circuit design.
- 6 Resistance, capacitance, self-heating and interconnections are increasingly important performance constraints.
- 7 FinFETs are approaching scaling limitations at the most advanced technology generations.
- 8 Gate-all-around nanosheet devices offer stronger electrostatic control and greater channel-width flexibility.
- 9 Future semiconductor progress will depend on a combination of new transistor structures, advanced materials, backside power delivery, chiplets and three-dimensional integration.

- 10 Mature FinFET processes will continue to be commercially relevant even as leading-edge products adopt GAAFET architectures.

18. Recommendations

Semiconductor researchers and manufacturers should focus on the following areas:

- improve fin-patterning accuracy and process uniformity;
- reduce source–drain and contact resistance;
- develop better thermal-management techniques;
- create reliability models that account for device self-heating;
- improve compact models for analog, radio-frequency and low-voltage design;
- reuse FinFET manufacturing knowledge during the transition to GAAFETs;
- develop sustainable fabrication processes with lower energy, water and chemical consumption;
- combine device scaling with chiplets and three-dimensional integration;
- strengthen collaboration between materials scientists, device engineers, circuit designers and system architects;
- improve workforce education in semiconductor fabrication and nanoscale electronics.

19. Conclusion

FinFET technology represents one of the most significant developments in the history of semiconductor devices. By transforming the transistor channel from a planar surface into a vertical fin controlled from multiple sides, FinFETs restored electrostatic control that had been lost during aggressive MOSFET scaling. The architecture reduced leakage, improved switching performance and made lower-voltage operation possible. FinFETs enabled several generations of highly integrated processors, mobile systems, graphics devices and artificial-intelligence accelerators. Nevertheless, further scaling is restricted by fin geometry, width quantization, parasitic resistance, self-heating, process variability and manufacturing cost. Gate-all-around nanosheet transistors are emerging as the logical successor because they surround the channel completely and provide greater design flexibility. Beyond GAAFETs, forksheet devices, CFETs, new channel materials, backside power delivery and three-dimensional integration may shape future semiconductor systems. The transition to new architectures does not make FinFET technology obsolete. Its principles, manufacturing techniques and design methods provide the technological foundation for the next generation of semiconductor devices. FinFETs will also remain economically important in numerous applications where mature manufacturing, cost and reliability are central considerations.

References

- [1] Hisamoto, D., Lee, W. C., Kedzierski, J., et al. (2000). FinFET—A self-aligned double-gate MOSFET scalable to 20 nm. *IEEE Transactions on Electron Devices*, 47(12), 2320–2325. <https://doi.org/10.1109/16.887014>
- [2] Huang, X., Lee, W. C., Kuo, C., et al. (1999). Sub-50 nm P-channel FinFET. *IEEE Transactions on Electron Devices*, 48(5), 880–886. <https://doi.org/10.1109/16.918235>
- [3] Colinge, J. P. (2008). *FinFETs and Other Multi-Gate Transistors*. Springer. <https://doi.org/10.1007/978-0-387-71752-4>
- [4] Colinge, J. P. (2004). Multiple-gate SOI MOSFETs. *Solid-State Electronics*, 48(6), 897–905. <https://doi.org/10.1016/j.sse.2003.12.020>
- [5] Auth, C., Allen, C., Blattner, A., et al. (2012). A 22 nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high-density MIM capacitors. *2012 Symposium on VLSI Technology*. <https://doi.org/10.1109/VLSIT.2012.6242496>
- [6] Young, C. D., Baykan, M. O., Agrawal, A., et al. (2012). FinFETs: Performance and reliability. *Solid-State Electronics*, 78, 2–10. <https://doi.org/10.1016/j.sse.2012.05.033>
- [7] Kuhn, K. J. (2012). Considerations for ultimate CMOS scaling. *IEEE Transactions on Electron Devices*, 59(7), 1813–1828. <https://doi.org/10.1109/TED.2012.2193129>

- [8] Ferain, I., Colinge, C. A., and Colinge, J. P. (2011). Multigate transistors as the future of classical metal–oxide–semiconductor field-effect transistors. *Nature*, 479, 310–316. <https://doi.org/10.1038/nature10676>
- [9] Datta, S. (2005). The non-equilibrium Green's function formalism: An elementary introduction. *International Electron Devices Meeting Technical Digest*. <https://doi.org/10.1109/IEDM.2005.1609239>
- [10] Jan, C. H., Bhattacharya, U., Brain, R., et al. (2015). A 14 nm SoC platform technology featuring 2nd generation tri-gate transistors, 70 nm gate pitch, 52 nm metal pitch and 0.0499 μm^2 SRAM cells. *2015 Symposium on VLSI Technology*. <https://doi.org/10.1109/VLSIT.2015.7223680>
- [11] Loubet, N., Hook, T., Montanini, P., et al. (2017). Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET. *2017 Symposium on VLSI Technology*. <https://doi.org/10.23919/VLSIT.2017.7998183>
- [12] Barraud, S., Lapras, V., Samson, M. P., et al. (2017). Performance and design considerations for gate-all-around stacked-nanowire FETs. *2017 IEEE International Electron Devices Meeting*. <https://doi.org/10.1109/IEDM.2017.8268399>
- [13] Mertens, H., Ritzenthaler, R., Chasin, A., et al. (2016). Gate-all-around MOSFETs based on vertically stacked horizontal Si nanowires in a replacement metal gate process. *2016 Symposium on VLSI Technology*. <https://doi.org/10.1109/VLSIT.2016.7573416>
- [14] International Roadmap for Devices and Systems. (2024). *IRDS: More Moore*. IEEE. <https://irds.ieee.org/editions/2024>
- [15] International Roadmap for Devices and Systems. (2024). *IRDS Reports*. IEEE. <https://irds.ieee.org/>